

High Performance VLSI Architecture for Advanced QPSK Modems

¹F.M.Aiysha Farzana, ²Hameedhul Arshadh. A, ³Ganesan. J, ⁴Dr. N. Muthukumaran

^{1,2,3}UG Student, ⁴Professor, Department of ECE

^{1,2,3,4}Francis Xavier Engineering College, Tirumelveli-627003, Tamilnadu, India.

Article Received: 29 August 2018

Article Accepted: 28 November 2018

Article Published: 21 January 2019

ABSTRACT

The existing system QPSK, 16PSK with the help of conventional modulators as they are relatively fast and area efficient. QPSK MODULATION scheme is used in VLSI architecture for many high speed applications like satellite communication. The proposed architecture is simulated in XILINX software. Our main motive is to produce high performance QPSK module as it supports for satellite communication with more bandwidth and power efficient. Implementing this process in any other module is easy but in VLSI it is a great challenge.

Keywords: QPSK, VLSI, Modulation, Communication, Architecture.

1. INTRODUCTION

As we have seen that VLSI is a technology by which 10000-1 Million Transistors can be fabricated on a single chip. In olden days during the vacuum tube era, the size of Electronic Devices were huge, required more power, dissipated more amount of heat and were not so reliable. So there was certainly a need to reduce the size of these devices and their heat dissipation. After the invention of SSD's, the size and the heat produced by devices was undoubtedly reduced drastically, but as the days passed the requirement of additional features in Electronic Devices increased which again made the devices look bulky and complex. This gave birth to the invention of technology which can fabricate more number of components onto a single chip. As the need of additional features in Electronic Devices aroused, the growth of VLSI Technology has improved.

2. PROBLEM IDENTIFICATION

FSK is a form of constant-amplitude angle modulation similar to standard frequency modulation (FM) except the modulating signal is a binary signal that varies between two discrete voltage levels rather than a continuously changing analog waveform. Consequently, FSK is sometimes called binary FSK (BFSK). FSK Bit Rate, Baud, and Bandwidth: The time of one bit (tb) is the same as the time the FSK output is a mark of space frequency (ts). Thus, the bit time equals the time of an FSK signaling element, and the bit rate equals the baud.

FSK Transmitter is a simplified binary FSK modulator, which is very similar to a conventional FM modulator and is very often a voltage-controlled oscillator (VCO). The center frequency (fc) is chosen such that it falls halfway between the mark and space frequencies. A logic 1 input shifts the VCO output to the mark frequency, and a logic 0 input shifts the VCO output to the space frequency. Consequently, as the binary input signal changes back and forth between logic 1 and logic 0 conditions, the VCO output shifts or deviates back and forth between the mark and space frequencies.

A VCO-FSK modulator can be operated in the sweep mode where the peak frequency deviation is simply the product of the binary input voltage and the deviation sensitivity of the VCO. The FSK input signal is simultaneously applied to the inputs of both bandpass filters (BPFs) through a power splitter. The respective filter passes only the mark or only the space frequency on to its respective envelope detector. The envelope detectors, in turn, indicate the total power in each passband, and the comparator responds to the larger of the two powers. The incoming FSK signal is multiplied by a recovered carrier signal that has the exact same frequency and phase as the transmitter reference. However, the two transmitted frequencies (the mark and space frequencies) are not generally continuous; it is not practical to reproduce a local reference that is coherent with both of them. Consequently, coherent FSK detection is seldom used.

3. PROBLEM SOLUTION

3.1 Quadrature Phase-Shift Keying

QPSK is an M-ary encoding scheme where $N = 2$ and $M = 4$ (hence, the name "quaternary" meaning "4"). A QPSK modulator is a binary (base 2) signal, to produce four different input combinations, : 00, 01, 10, and 11. Therefore, with QPSK, the binary input data are combined into groups of two bits, called dibits. In the modulator, each dibit code generates one of the four possible output phases ($+45^\circ$, $+135^\circ$, -45° , and -135°).

3.2 8-PSK




Figure. 1. 8-PSK modulator.

3.3 16-PSK

16-PSK is an M-ary encoding technique where $M = 16$; there are 16 different output phases possible. With 16-PSK, four bits (called quaddbits) are combined, producing 16 different output phases. With 16-PSK, $n = 4$ and $M = 16$; therefore, the minimum bandwidth and baud equal one-fourth the bit rate ($fb/4$). With 16-PSK, the angular separation between adjacent output phases is only 22.5° ($1800 / 8$). Therefore, 16PSK can undergo only an 11.25°

($1800 / 16$) phase shift during transmission and still retain its integrity. For an M-ary PSK system with 64 output phases ($n = 6$), the angular separation between adjacent phases is only 5.6° ($180 / 32$).

3.4 16-PSK DEMODULATOR

A 32APSK constellation consists of three rings with 4, 12, 16 symbols on each ring starting from inner ring to outer ring. The outer ring R3 directly represents 16PSK constellation.

4. RESULTS AND DISCUSSION




Figure. 2 8-PSK MODULATOR




Figure. 3 8-PSK DEMODULATOR




Figure. 4 16-PSK MODULATOR




Figure. 5 16-PSK DEMODULATOR

5. CONCLUSION AND FUTERE WORK

In the proposed project, we have simulated 8PSK and 16PSK with the basics of QPSK modulation and demodulation systems for getting the required output. We have used VERILOG coding to simulate our program. The errors are coded and verified using the XILINX software. This Verilog software can run in both in Window 7, 8 and Window 10 operating systems. This project is implemented to create high performance in VLSI with the help of QPSK, 8PSK, 16PSK systems which used for satellite communication.

REFERENCES

- [1]. M. Ruban Kingston, N. Muthukumar, R. Ravi, 'A Novel Scheme of CMOS VCO Design with reduce number of Transistors using 180nm CAD Tool', International Journal of Applied Engineering Research, Volume. 10, No. 14, pp. 11934-11938, 2015.

- [2]. B. Manoj Kumar and N. Muthukumar, 'Design of Low power high Speed CASCADED Double Tail Comparator', International Journal of Advanced Research in Biology Engineering Science and Technology, Vol. 2, No. 4, pp.18-22, June 2016.
- [3]. S. Sharma K. Sunil V. Pujari et al. "FPGA implementation of M-PSK modulators for satellite communication" Int. conf. Advances in recent technologies in communication and computing, pp.16- 17 October 2010.
- [4]. N. Muthukumar, 'Analyzing Throughput of MANET with Reduced Packet Loss', Wireless Personal Communications, Vol. 97, No. 1, pp. 565-578, November 2017.
- [5]. P. Venkateswari, E. Jebitha Steffy, Dr. N. Muthukumar, 'License Plate cognizance by Ocular Character Perception', International Research Journal of Engineering and Technology, Vol. 5, No. 2, pp. 536-542, February 2018.
- [6]. N. Muthukumar, Mrs R.Sonya, Dr. Rajashekhara and V. Chitra, 'Computation of Optimum ATC Using Generator Participation Factor in Deregulated System', International Journal of Advanced Research Trends in Engineering and Technology, Vol. 4, No. 1, pp. 8-11, January 2017.
- [7]. D. Rieth C. Heller g. Ascheid "FPGA implementation of shaped offset QPSK modulator" IEEE Int. conf. Digital signal processing, pp. 790-793 2015.
- [8]. N. Muthukumar and R. Ravi, 'The Performance Analysis of Fast Efficient Lossless Satellite Image Compression and Decompression for Wavelet Based Algorithm', Wireless Personal Communications, Volume. 81, No. 2, pp. 839-859, March 2015.
- [9]. Ms. A. Aruna, Ms.Y.Bibisha Mol, Ms.G.Delcy, Dr. N. Muthukumar, 'Arduino Powered Obstacles Avoidance for Visually Impaired Person', Asian Journal of Applied Science and Technology, Vol. 2, No. 2, pp. 101-106, April 2018.
- [10]. N. Muthukumar and R. Ravi, 'Hardware Implementation of Architecture Techniques for Fast Efficient loss less Image Compression System', Wireless Personal Communications, Volume. 90, No. 3, pp. 1291-1315, October 2016.
- [11]. B. Renuka, B. Sivaranjani, A. Maha Lakshmi, Dr. N. Muthukumar, 'Automatic Enemy Detecting Defense Robot by using Face Detection Technique', Asian Journal of Applied Science and Technology, Vol. 2, No. 2, pp. 495-501, April 2018.
- [12]. Ms. Mary Varsha Peter, Ms. V. Priya, Ms. H. Petchammal, Dr. N. Muthukumar, 'Finger Print Based Smart Voting System', Asian Journal of Applied Science and Technology, Vol. 2, No. 2, pp. 357-361, April 2018.
- [13]. N. Muthukumar and R. Ravi, 'Simulation Based VLSI Implementation of Fast Efficient Lossless Image Compression System using Simplified Adjusted Binary Code & Golomb Rice Code', World Academy of Science, Engineering and Technology, Volume. 8, No. 9, pp.1603-1606, 2014.
- [14]. J.vankka k. Halonen direct digital synthesizers-theory design and applications Kluwer Academic Publishers 2001.
- [15]. N. Muthukumar and R. Ravi, 'Design and analysis of VLSI based FELICS Algorithm for lossless Image Compression', International Journal of Advanced Research in Technology, Vol. 2, No. 3, pp. 115-119, March 2012.
- [16]. L. Cordesses "Direct digital synthesis: a tool for periodic wave generation" IEEE signal process. Mag, vol.21 no.4 pp.50-54 2004.